# XUEYANG LIU ▼ xliu791@gatech.edu | **J** (734)881-4118

#### Education

## **Georgia Institute of Technology** *Ph.D. in Computer Science*

. . .

**University of Michigan** Bachelor of Science in Computer Engineering

# Shanghai Jiao Tong University (SJTU)

Bachelor of Science in Electronic and Computer Engineering

• Dual degree program at University of Michigan and SJTU

**Research Projects** 

Contention-aware GPU threadblock scheduler for GPU-SSD systems	Nov 2022 - Now
Advisor: Prof. Hyesoon Kim	Atlanta, GA
<ul> <li>Researched heterogeneous systems where GPUs are directly connected to simulators for such platform by connecting macsim(GPU) and MQSim(S</li> <li>Identified SSD contention bottlenecks; evaluated GPU threadblock sched proposed the new CA-scheduler that accounts for SSD internal property</li> </ul>	o storage; built cycle-lev SD) simulators uling algorithms and
• Built infrastructure to evaluate large GPU benchmarks including graph a	nd machine learning
Defending contention-based side-channel attack in on-chip network Advisor: Prof. Hyesoon Kim	ksSep 2021 - Feb 2022 Atlanta, GA
<ul> <li>Customize Garnet from Genis to reproduce network contention based at Implemented mitigation strategies and analyzed performance tradeoff</li> <li>CAL 2023: <u>Mitigating Timing-Based NoC Side-Channel Attacks With LLC</u></li> </ul>	C Remapping
Cross Page Translation Speculation	Aug 2019 - Apr 2020
Advisor: Prof. Trevor Mudge	Ann Arbor, MI
<ul> <li>Proposed speculative Translation Look-aside Buffer (TLB) and nearest-enprediction by exploiting contiguity in physical address allocation</li> <li>Profiled and analyzed graph benchmarks using Linux perf on TLB and paperformance; customize DynamoRIO memory system simulator for spect</li> <li>SAMOS 2020: CoPTA: Contiguous pattern speculating TLB architecture</li> </ul>	ntry TLB translation age table walk ılative TLB
Reconfigurable Error Correction Code (ECC) Accelerator	Jan 2019 – Apr 2020
Advisor: Prof. Hun-Seok Kim	Ann Arbor, MI
• Proposed an PE-memory interconnect architecture for general belief prop with deterministic control pattern; algorithms include Polar, LDPC and T	bagation ECC algorithms Jurbo/Viterbi
<ul> <li>Simulated the architecture in MATLAB and evaluated the bit error rate; to evaluate the decoder power, frequency and throughput</li> <li>ISLPED 2022:</li> </ul>	implemented in Verilog
A Unified Forward Error Correction Accelerator for Multi-Mode Turbo, L	DPC, and Polar Decoding

Atlanta, GA Sept 2021 - Now

Ann Arbor, MI Sept 2018 - May 2020

Shanghai, China Sept 2016 - May 2018 Work Experience

#### **Computing Research Intern**

Lawrence Livermore National Laboratory

- Integrated ZHW accelerator into MoSAIC, a heterogeneous tile-based SoC platform at RTL level
- Implemented compression software using MoSAIC APIs; evaluated and optimized date movement between CPU and memory by proposing bew commands
- SC-W 2023: Accelerator integration in a tile-based SoC: lessons learned with a hardware floating point compression engine

# Systems Technology Research Intern

Samsung Semiconductor

- Studied Samsung's SmartSSD prototype product and designed a performance model to predict the acceleration performance based on device experiments
- Designed and developed a Intel pin tool to divide and profile separate workload regions for offload performance prediction

# Hardware Engineer

SambaNova Systems

Palo Alto, CA July 2020 - Aug 2021

Sep 2023 - May 2024

Atlanta. GA

San Jose, CA

May 2022 – Aug 2022

- Designed and optimized hardware assembly for layer normalization on RDU accelerator; integrated the template across software stack
- Updated DDR shim RTL: Adapted DDR4 to dual-channel DDR5; optimized microarchitecture with fine-grain credit management and improved throughput with fifo and arbitration structure
- Automated performance analysis of parallelism in convolution templates with python; analyzed patterns for optimal resource efficiency

#### Experiences

Graduate Teaching Assistant   High Performance Computer Architecture	Jan 2025 - May 2025	
Graduate Teaching Assistant   Compiler Design	Jan 2023 - May 2023	
Graduate Teaching Assistant   Processor Design	Jan 2022 - May 2022	
Teaching Assistant   Computer Architecture	Sep 2019 - May 2020	
Writing Consultant   English Writing Center	Aug 2017 - Aug 2018	
• Advise SJTU students on writing topics including thesis, structure building and use of language		
<ul> <li>Attend weekly training with the consultant group to improve peer communication skills</li> </ul>		

Design workshops on writing topics such as database searching

#### Leadership

# Graduate Student Association Mental Health Committee Chair

- Led bi-weekly discussions on mental health challenges specific to graduate students and brainstorm on actions
- Connect with directors and staff at Center for Mental Health and Resource(CMHCR) to clarify on-campus resources, seek support for collaborations
- Held mental health town hall meeting in spring 2024, bringing together CMHCR staff and the student body to promote on-campus mental health service and address student questions

#### Skills

Software Programming Languages: C/C++, Python, Shell, LaTeX, MATLAB, ARM Assembly Developer Tools: llvm, VS Code, Cadence, Synopsys, Xilinx Vivado/Vitis, Jupyter Notebook

Livermore, CA

May 2023 – Aug 2023