A Unified Forward Error Correction (FEC) Accelerator for Multi-Mode Turbo, LDPC, and Polar Decoding
Published in ISLPED: Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design, 2022
Proposed a unified architecture for FECs and implemented in ASIC.
Download here